Entrez un mot ou une phrase dans n'importe quelle langue 👆
Langue:
Traduction et analyse de mots par intelligence artificielle ChatGPT
Sur cette page, vous pouvez obtenir une analyse détaillée d'un mot ou d'une phrase, réalisée à l'aide de la meilleure technologie d'intelligence artificielle à ce jour:
- comment le mot est utilisé
- fréquence d'utilisation
- il est utilisé plus souvent dans le discours oral ou écrit
- options de traduction de mots
- exemples d'utilisation (plusieurs phrases avec traduction)
- étymologie
Qu'est-ce (qui) est Translation Lookaside Buffer - définition
Translation lookaside buffer
MEMORY CACHE THAT IS USED TO REDUCE THE TIME TAKEN TO ACCESS A USER MEMORY LOCATION; PART OF THE CHIP’S MEMORY-MANAGEMENT UNIT
Translation-Lookaside Buffer; Translation-lookaside buffer; Translation Lookaside Buffer; Address Translation Registers; ITLB; DTLB; TLB flush; Process context identifiers; Process-context identifier; Process context identifier; Address space number; Translation look-aside buffer; Speculative translation lookaside buffer; Secondary translation lookaside buffer
A translation lookaside buffer (TLB) is a memory cache that stores the recent translations of virtual memory to physical memory. It is used to reduce the time taken to access a user memory location.
Translation Look-aside Buffer
MEMORY CACHE THAT IS USED TO REDUCE THE TIME TAKEN TO ACCESS A USER MEMORY LOCATION; PART OF THE CHIP’S MEMORY-MANAGEMENT UNIT
Translation-Lookaside Buffer; Translation-lookaside buffer; Translation Lookaside Buffer; Address Translation Registers; ITLB; DTLB; TLB flush; Process context identifiers; Process-context identifier; Process context identifier; Address space number; Translation look-aside buffer; Speculative translation lookaside buffer; Secondary translation lookaside buffer
<storage, architecture> (TLB) A table used in a {virtual
memory} system, that lists the physical address page
number associated with each virtual address page number.
A TLB is used in conjunction with a cache whose tags are
based on virtual addresses. The virtual address is presented
simultaneously to the TLB and to the cache so that cache
access and the virtual-to-physical address translation can
proceed in parallel (the translation is done "on the side").
If the requested address is not cached then the physical
address is used to locate the data in main memory. The
alternative would be to place the translation table between
the cache and main memory so that it will only be activated
once there was a cache miss.
(1995-01-30)
DTLB
MEMORY CACHE THAT IS USED TO REDUCE THE TIME TAKEN TO ACCESS A USER MEMORY LOCATION; PART OF THE CHIP’S MEMORY-MANAGEMENT UNIT
Translation-Lookaside Buffer; Translation-lookaside buffer; Translation Lookaside Buffer; Address Translation Registers; ITLB; DTLB; TLB flush; Process context identifiers; Process-context identifier; Process context identifier; Address space number; Translation look-aside buffer; Speculative translation lookaside buffer; Secondary translation lookaside buffer
Dual Translation Lookaside Buffer (Reference: CPU)
